Digital clock manager
 | This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these template messages)
|
A digital clock manager (DCM) is an electronic component available on some field-programmable gate arrays (FPGAs) (notably ones produced by Xilinx). A digital clock manager is useful for manipulating clock signals inside the FPGA, and to avoid clock skew which would introduce errors in the circuit.
Uses
[edit]Digital clock managers have the following applications:[1]
- Multiplying or dividing an incoming clock (which can come from outside the FPGA or from a Digital Frequency Synthesizer [DFS][citation needed]).
- Making sure the clock has a steady duty cycle.
- Adding a phase shift with the additional use of a delay-locked loop.
- Eliminating clock skew within an FPGA design.
See also
[edit]References
[edit]
 | This computer hardware article is a stub. You can help Wikipedia by expanding it. |