S1 Core
| General information | |
|---|---|
| Designed by | Simply RISC |
| Architecture and classification | |
| Microarchitecture | V9 |
| Instruction set | SPARC |
| Physical specifications | |
| Cores |
|
S1 Core (codename Sirocco) is an open source hardware microprocessor design developed by Simply RISC. Based on Sun Microsystems' UltraSPARC T1, the S1 Core is licensed under the GNU General Public License, which is the license Sun chose for the OpenSPARC project.
The main goal of the project is to keep the S1 Core as simple as possible to encourage developers. The major differences between T1 and S1 include:
- S1 Core only has one 64-bit SPARC Core (supporting one to four independent threads of execution) instead of eight cores;
- S1 Core adds a Wishbone bridge, a reset controller and a basic interrupt controller;
- the S1 Core environment can be run using only free tools on a common x86 Linux machine.
See also
[edit]
External links
[edit]- Simply RISC - S1 Core (archive.org link - as of 2018/11/5 original url redirects to OpenPiton)
- OpenPiton Simply RISC site redirects to here, as of 2018/11/5, it is unclear if it is related.
- S1 Core page on OpenCores
- S1 Core page on SunSource
- SPARC: Open Source at Curlie
 | This microcomputer- or microprocessor-related article is a stub. You can help Wikipedia by expanding it. |
 | This computer hardware article is a stub. You can help Wikipedia by expanding it. |