Test compression
Test compression is a technique used to reduce the time and cost of testing integrated circuits. The first ICs were tested with test vectors created by hand. It proved very difficult to get good coverage of potential faults, so Design for testability (DFT) based on scan and automatic test pattern generation (ATPG) were developed to explicitly test each gate and path in a design. These techniques were very successful at creating high-quality vectors for manufacturing test, with excellent test coverage. However, as chips got bigger and more complex the ratio of logic to be tested per pin increased dramatically, and the volume of scan test data started causing a significant increase in test time, and required tester memory. This raised the cost of testing.
Test compression was developed to help address this problem. When an ATPG tool generates a test for a fault, or a set of faults, only a small percentage of scan cells need to take specific values. The rest of the scan chain is don't care, and are usually filled with random values. Loading and unloading these vectors is not a very efficient use of tester time. Test compression takes advantage of the small number of significant values to reduce test data and test time. In general, the idea is to modify the design to increase the number of internal scan chains, each of shorter length. These chains are then driven by an on-chip decompressor, usually designed to allow continuous flow decompression where the internal scan chains are loaded as the data is delivered to the decompressor. Many different decompression methods can be used.[1] One common choice is a linear finite state machine, where the compressed stimuli are computed by solving linear equations corresponding to internal scan cells with specified positions in partially specified test patterns. Experimental results show that for industrial circuits with test vectors and responses with very low fill rates, ranging from 3% to 0.2%, the test compression based on this method often results in compression ratios of 30 to 500 times.[2]
With a large number of test chains, not all the outputs can be sent to the output pins. Therefore, a test response compactor is also required, which must be inserted between the internal scan chain outputs and the tester scan channel outputs. The compactor must be synchronized with the data decompressor, and must be capable of handling unknown (X) states. (Even if the input is fully specified by the decompressor, these can result from false and multi-cycle paths, for example.) Another design criteria for the test result compressor is that it should give good diagnostic capabilities, not just a yes/no answer.
See also
[edit]- Design For Test
- Automatic test pattern generation
- Electronic design automation
- Integrated circuit design
References
[edit]- ^ Touba, NA (2006). "Survey of Test Vector Compression Techniques". IEEE Design & Test of Computers. 23 (4): 294–303. doi:10.1109/MDT.2006.105. S2CID 17400003.
- ^ Rajski, J. and Tyszer, J. and Kassab, M. and Mukherjee, N. (2004). "Embedded deterministic test". IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 23 (5): 776–792. doi:10.1109/TCAD.2004.826558. S2CID 3619228.
{{cite journal}}: CS1 maint: multiple names: authors list (link)
External links
[edit]- Abstract and video of an IEEE lecture on test compression sponsored by the IEEE Council on Electronic Design Automation. This article was compiled from ideas covered in this lecture.